Stop the war!
Остановите войну!
for scientists:
default search action
"FPGA Realization of Hardware-Flexible Parallel Structure FIR Filters Using ..."
Xuefeng Dai et al. (2020)
- Xuefeng Dai, Jun Gu, Peng Ye, Yu Zhao, Kuojun Yang:
FPGA Realization of Hardware-Flexible Parallel Structure FIR Filters Using Combined Systolic Arrays. I2MTC 2020: 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.