"Implementation of Zero-Phase Zero Frequency Resonator Algorithm on FPGA."

Syed Abdul Jabbar et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3549206.3549217

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ic3/JabbarSGAV22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ic3/JabbarSGAV22
Syed Abdul Jabbar, Purva Sharma, Krishna Gurugubelli, Syed Azeemuddin, Anil Kumar Vuppala:
Implementation of Zero-Phase Zero Frequency Resonator Algorithm on FPGA. IC3 2022: 49-53

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.