Sanjeev Kumar, Kanika Jindal, Pavan Kumar Shukla: Low Power Optimization of Hybrid Logic Full Adder Design using FinFET 32nm Technology. IC3I 2024: 345-349