"Design and implementation of a low power spike detection processor for ..."

Tsung-Chuan Ma, Tung-Chien Chen, Liang-Gee Chen (2014)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2014.6854330

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/MaCC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/MaCC14
Tsung-Chuan Ma, Tung-Chien Chen, Liang-Gee Chen:
Design and implementation of a low power spike detection processor for 128-channel spike sorting microsystem. ICASSP 2014: 3889-3892

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.