"On the IC architecture and design of a 2 µm CMOS 8 MIPS digital ..."

Frans J. van Wijk et al. (1986)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1986.1169072

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/WijkWMSHDESW86
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/WijkWMSHDESW86
Frans J. van Wijk, Frank P. Welten, Jef L. van Meerbergen, Jan Stoter, Jos A. Huisken, Antoine Delaruelle, Karel E. van Eerdewijk, Josef Schmid, Jan H. Wittek:
On the IC architecture and design of a 2 µm CMOS 8 MIPS digital signal processor with parallel processing capability: The PCB5010/5011. ICASSP 1986: 385-388

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.