"Simulation of Parasitic Interconnect Capacitance for Present and Future ICs."

Grzegorz Tosik et al. (2005)

Details and statistics

DOI: 10.1007/11428831_75

access: open

type: Conference or Workshop Paper

metadata version: 2021-10-14

a service of  Schloss Dagstuhl - Leibniz Center for Informatics