"Proposal of a timing model for CMOS logic gates driving a CRC load."

Akio Hirata, Hidetoshi Onodera, Keikichi Tamaru (1998)

Details and statistics

DOI: 10.1145/288548.289083

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics