"VERILAT: verification using logic augmentation and transformations."

Dhiraj K. Pradhan, Debjyoti Paul, Mitrajit Chatterjee (1996)

Details and statistics

DOI: 10.1109/ICCAD.1996.569111

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics