"Device-to-System Level Simulation Framework for STT-DMTJ Based Cache Memory."

Esteban Garzón et al. (2019)

Details and statistics

DOI: 10.1109/ICECS46596.2019.8965021

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics