"Estimating Array Connectivity and Applying Multi-output Node Structure in ..."

Jie Li, Shitan Huang (2007)

> Home

Details and statistics

DOI: 10.1007/978-3-540-74626-3_5

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ices/LiH07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ices/LiH07
Jie Li, Shitan Huang:
Estimating Array Connectivity and Applying Multi-output Node Structure in Evolutionary Design of Digital Circuits. ICES 2007: 45-56

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.