"Register grouping for synthesis of clock gating logic."

Inhak Han et al. (2016)

Details and statistics

DOI: 10.1109/ICICDT.2016.7542070

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

a service of  Schloss Dagstuhl - Leibniz Center for Informatics