"Test-pattern Generation for VLSI Circuits in a Prolog Environment."

Rajiv Gupta (1986)

Details and statistics

DOI: 10.1007/3-540-16492-8_100

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics