"Power constraints test scheduling of 3D stacked ICs."

Surajit Kumar Roy et al. (2013)

Details and statistics

DOI: 10.1109/IDT.2013.6727115

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics