"The VLSI architecture of a highly efficient configurable pre-processor for ..."

Tzu-Ting Tseng, Chung-An Shen (2017)

> Home

Details and statistics

DOI: 10.1109/PCCC.2017.8280499

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ipccc/TsengS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipccc/TsengS17
Tzu-Ting Tseng, Chung-An Shen:
The VLSI architecture of a highly efficient configurable pre-processor for MIMO detections. IPCCC 2017: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.