Stop the war!
Остановите войну!
for scientists:
default search action
"Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA."
Shreyas G. Singapura, Anand V. Panangadan, Viktor K. Prasanna (2015)
- Shreyas G. Singapura, Anand V. Panangadan, Viktor K. Prasanna:
Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA. IPDPS Workshops 2015: 154-162
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.