"Design of a 14 b 100 MS/s switched-capacitor pipelined ADC in RFSiGe BiCMOS."

Alex R. Bugeja, Sung-Ung Kwak (2001)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2001.921884

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/BugejaK01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/BugejaK01
Alex R. Bugeja, Sung-Ung Kwak:
Design of a 14 b 100 MS/s switched-capacitor pipelined ADC in RFSiGe BiCMOS. ISCAS (1) 2001: 428-431

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.