"An ultra-fast parallel architecture using sequential circuits computing on ..."

Daran Cai et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2013.6572316

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/CaiWSQ13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/CaiWSQ13
Daran Cai, Ang Wang, Ge Song, Weikang Qian:
An ultra-fast parallel architecture using sequential circuits computing on random bits. ISCAS 2013: 2215-2218

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.