"Self-sampled vernier delay line for built-in clock jitter measurement."

Kuo-Hsing Cheng, Chan-Wei Huang, Shu-Yu Jiang (2006)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2006.1692904

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChengHJ06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChengHJ06
Kuo-Hsing Cheng, Chan-Wei Huang, Shu-Yu Jiang:
Self-sampled vernier delay line for built-in clock jitter measurement. ISCAS 2006

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.