"A 5.2mW all-digital fast-lock self-calibrated multiphase delay-locked loop."

Li-Pu Chuang et al. (2008)

Details and statistics

DOI: 10.1109/ISCAS.2008.4542174

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics