"A 10-b 100-MS/s pipelined ADC with an optimized bit-stage resolution in ..."

Pasquale Delizia et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2010.5537644

access: closed

type: Conference or Workshop Paper

metadata version: 2017-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/DeliziaSDB10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/DeliziaSDB10
Pasquale Delizia, Gianni Saccomanno, Stefano D'Amico, Andrea Baschirotto:
A 10-b 100-MS/s pipelined ADC with an optimized bit-stage resolution in 65nm CMOS technology. ISCAS 2010: 4033-4036

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.