default search action
"An interconnect optimized floorplanning of a scalar product macrocell."
Jiangmin Gu, Chip-Hong Chang, Kiat Seng Yeo (2002)
- Jiangmin Gu, Chip-Hong Chang, Kiat Seng Yeo:
An interconnect optimized floorplanning of a scalar product macrocell. ISCAS (1) 2002: 465-468
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.