"Table look-up based compact modeling for on-chip interconnect timing and ..."

Haitian Hu et al. (2003)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2003.1206190

access: closed

type: Conference or Workshop Paper

metadata version: 2018-07-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/HuBZGZPS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/HuBZGZPS03
Haitian Hu, David T. Blaauw, Vladimir Zolotov, Kaushik Gala, Min Zhao, Rajendran Panda, Sachin S. Sapatnekar:
Table look-up based compact modeling for on-chip interconnect timing and noise analysis. ISCAS (4) 2003: 668-671

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.