"A compact low-power VLSI architecture for real-time sleep stage ..."

Peter Zhi Xuan Li, Hossein Kassiri, Roman Genov (2016)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2016.7527490

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LiKG16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LiKG16
Peter Zhi Xuan Li, Hossein Kassiri, Roman Genov:
A compact low-power VLSI architecture for real-time sleep stage classification. ISCAS 2016: 1314-1317

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.