"A low-power 4-b 2.5 Gsample/s pipelined flash analog-to-digital converter ..."

Shailesh Radhakrishnan, Mingzhen Wang, Chien-In Henry Chen (2005)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2005.1466042

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/RadhakrishnanWC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/RadhakrishnanWC05
Shailesh Radhakrishnan, Mingzhen Wang, Chien-In Henry Chen:
A low-power 4-b 2.5 Gsample/s pipelined flash analog-to-digital converter using differential comparator and DCVSPG encoder. ISCAS (6) 2005: 6142-6145

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.