"A 1mW 4b 1GS/s delay-line based Analog-to-digital Converter."

Yahya M. Tousi et al. (2009)

Details and statistics

DOI: 10.1109/ISCAS.2009.5117957

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics