"A 10-bit 150MS/s SAR ADC with parallel segmented DAC in 65nm CMOS."

Xiaoyang Wang, Qiang Li (2014)

Details and statistics

DOI: 10.1109/ISCAS.2014.6865127

access: closed

type: Conference or Workshop Paper

metadata version: 2018-12-13

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.