"A Novel 14-Transistors Low-Power High-Speed PPM Adder."

Ramracksha Tripathi, Shivshankar Mishra, S. G. Prakash (2011)

> Home

Details and statistics

DOI: 10.1109/ISED.2011.19

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ised/TripathiMP11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/TripathiMP11
Ramracksha Tripathi, Shivshankar Mishra, S. G. Prakash:
A Novel 14-Transistors Low-Power High-Speed PPM Adder. ISED 2011: 124-128

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.