"Design of CNTFET-based Ternary Logic circuits using Low power Encoder."

Siddharth T, Sharvani Gadgil, Chetan Vudadha (2022)

> Home

Details and statistics

DOI: 10.1109/ISES54909.2022.00038

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/TGV22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/TGV22
Siddharth T, Sharvani Gadgil, Chetan Vudadha:
Design of CNTFET-based Ternary Logic circuits using Low power Encoder. iSES 2022: 142-147

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.