"Low voltage 2-stage and 3-stage push-pull output amplifiers in 65-nm CMOS ..."

Uday Dasgupta (2016)

> Home

Details and statistics

DOI: 10.1109/ISICIR.2016.7829714

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isicir/Dasgupta16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isicir/Dasgupta16
Uday Dasgupta:
Low voltage 2-stage and 3-stage push-pull output amplifiers in 65-nm CMOS technology. ISIC 2016: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.