"Gated low-power clock tree synthesis for 3D-ICs."

Tiantao Lu, Ankur Srivastava (2014)

> Home

Details and statistics

DOI: 10.1145/2627369.2627665

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/LuS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/LuS14
Tiantao Lu, Ankur Srivastava:
Gated low-power clock tree synthesis for 3D-ICs. ISLPED 2014: 319-322

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.