"Optimizing Batched Small Matrix Multiplication on Multi-core DSP Architecture."

Xiaohan Zuo et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISPA63168.2024.00061

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispa/ZuoXWS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispa/ZuoXWS24
Xiaohan Zuo, Chunhua Xiao, Qinglin Wang, Chen Shi:
Optimizing Batched Small Matrix Multiplication on Multi-core DSP Architecture. ISPA 2024: 426-435

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.