"An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2)."

Timothy Johnson, Umesh Nawathe (2007)

Details and statistics

DOI: 10.1145/1231996.1232000

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics