"0.5-V 50-mV-swing 1.2-GHz 28-nm-FD-SOI 32-bit dynamic bus architecture ..."

Khaja Ahmad Shaik, Kiyoo Itoh, Amara Amara (2016)

> Home

Details and statistics

DOI: 10.1109/ISQED.2016.7479231

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/ShaikIA16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/ShaikIA16
Khaja Ahmad Shaik, Kiyoo Itoh, Amara Amara:
0.5-V 50-mV-swing 1.2-GHz 28-nm-FD-SOI 32-bit dynamic bus architecture with dummy bus. ISQED 2016: 380-385

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.