"Impact of Interconnect Process Variations on Memory Performance and Design."

Andres Teene et al. (2005)

Details and statistics

DOI: 10.1109/ISQED.2005.63

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics