BibTeX record conf/isscc/FujiwaraWCLSWLL15

• > Home > conf/isscc/FujiwaraWCLSWLL15

@inproceedings{DBLP:conf/isscc/FujiwaraWCLSWLL15,
  author    = {Hidehiro Fujiwara and
               Li{-}Wen Wang and
               Yen{-}Huei Chen and
               Kao{-}Cheng Lin and
               Dar Sun and
               Shin{-}Rung Wu and
               Jhon{-}Jhy Liaw and
               Chih{-}Yung Lin and
               Mu{-}Chi Chiang and
               Hung{-}Jen Liao and
               Shien{-}Yang Wu and
               Jonathan Chang},
  title     = {17.2 {A} 64kb 16nm asynchronous disturb current free 2-port {SRAM}
               with {PMOS} pass-gates for FinFET technologies},
  booktitle = {2015 {IEEE} International Solid-State Circuits Conference, {ISSCC}
               2015, Digest of Technical Papers, San Francisco, CA, USA, February
               22-26, 2015},
  pages     = {1--3},
  publisher = {{IEEE}},
  year      = {2015},
  url       = {https://doi.org/10.1109/ISSCC.2015.7063051},
  doi       = {10.1109/ISSCC.2015.7063051},
  timestamp = {Wed, 16 Oct 2019 14:14:55 +0200},
  biburl    = {https://dblp.org/rec/conf/isscc/FujiwaraWCLSWLL15.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}