"A 225mW 28Gb/s SerDes in 40nm CMOS with 13dB of analog equalization for ..."

Mike Harwood et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2012.6177032

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HarwoodNSABCFGKKMPRRSSWWY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HarwoodNSABCFGKKMPRRSSWWY12
Mike Harwood, Steffen Nielsen, Andre Szczepanek, Richard Allred, Sean Batty, Mike Case, Simon Forey, Karthik Gopalakrishnan, Larry Kan, Bob Killips, Parmanand Mishra, Rohit Pande, Hamid Rategh, Alan Ren, Jeff Sanders, Albrecht Schoy, Richard Ward, Martin Wetterhorn, Norman Yeung:
A 225mW 28Gb/s SerDes in 40nm CMOS with 13dB of analog equalization for 100GBASE-LR4 and optical transport lane 4.4 applications. ISSCC 2012: 326-327

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.