"A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver ..."

Mike Harwood et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2007.373481

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HarwoodWSLABCCGHHJKKKLPSSSSWWWW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HarwoodWSLABCCGHHJKKKLPSSSSWWWW07
Mike Harwood, Nirmal Warke, Richard Simpson, Tom Leslie, Ajith Amerasekera, Sean Batty, Derek Colman, Eugenia Carr, Venu Gopinathan, Steve Hubbins, Peter Hunt, Andy Joy, Pulkit Khandelwal, Bob Killips, Thomas Krause, Shaun Lytollis, Andy Pickering, Mark Saxton, David Sebastio, Graeme Swanson, Andre Szczepanek, Terry Ward, Jeff Williams, Richard Williams, Tom Willwerth:
A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery. ISSCC 2007: 436-591

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.