"A 75-GHz PLL in 90-nm CMOS Technology."

Jri Lee (2007)

Details and statistics

DOI: 10.1109/ISSCC.2007.373479

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics