"A 14.2mW 2.55-to-3GHz cascaded PLL with reference injection, 800MHz ..."

Dongmin Park, SeongHwan Cho (2012)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2012.6177038

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ParkC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ParkC12
Dongmin Park, SeongHwan Cho:
A 14.2mW 2.55-to-3GHz cascaded PLL with reference injection, 800MHz delta-sigma modulator and 255fsrms integrated jitter in 0.13μm CMOS. ISSCC 2012: 344-346

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.