"A 1.6GB/s DDR2 128Mb chain FeRAM with scalable octal bitline and sensing ..."

Hidehiro Shiga et al. (2009)

Details and statistics

DOI: 10.1109/ISSCC.2009.4977509

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-15

a service of  Schloss Dagstuhl - Leibniz Center for Informatics