"11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS."

Hung-Yen Tai et al. (2014)

Details and statistics

DOI: 10.1109/ISSCC.2014.6757397

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics