"A 10.3125Gb/s Burst-Mode CDR Circuit using a δσ DAC."

Jun Terada et al. (2008)

Details and statistics

DOI: 10.1109/ISSCC.2008.4523139

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics