"A Convolutional Neural Network VLSI Architecture Using Thresholding and ..."

Osamu Nomura et al. (2004)

> Home

Details and statistics

DOI: 10.1007/978-3-540-30132-5_134

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/kes/NomuraMKMI04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/kes/NomuraMKMI04
Osamu Nomura, Takashi Morie, Keisuke Korekado, Masakazu Matsugu, Atsushi Iwata:
A Convolutional Neural Network VLSI Architecture Using Thresholding and Weight Decomposition. KES 2004: 995-1001

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.