"Optimizing cell area by applying an alternative transistor folding ..."

Gustavo H. Smaniotto et al. (2016)

> Home

Details and statistics

DOI: 10.1109/LASCAS.2016.7451083

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/lascas/SmaniottoMMZMR16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/lascas/SmaniottoMMZMR16
Gustavo H. Smaniotto, Joao Junior da Silva Machado, Matheus T. Moreira, Adriel Mota Ziesemer, Felipe S. Marques, Leomar S. da Rosa Jr.:
Optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis CAD tool. LASCAS 2016: 355-358

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.