"Versatile FPGA-Based Functional Validation Framework for Networks-on-Chip ..."

J. B. Pérez-Ramas et al. (2005)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2009-12-07

- no documents available
- export record
  dblp key:
  - conf/parco/Perez-RamasAPMMH05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/parco/Perez-RamasAPMMH05
J. B. Pérez-Ramas, David Atienza, Miguel Peón Quirós, Ivan Magan, Jose Manuel Mendias, Román Hermida:
Versatile FPGA-Based Functional Validation Framework for Networks-on-Chip Interconnections Designs. PARCO 2005: 769-776

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.