


default search action
"A Parallel Prefix Circuit with Minimum Layout Cost."
Yen-Chun Lin, Cheng-Hsien Chuang (2002)
- Yen-Chun Lin, Cheng-Hsien Chuang:

A Parallel Prefix Circuit with Minimum Layout Cost. PDPTA 2002: 1521-1527

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID













