"Parallel VLSI architecture for MAP turbo decoder."

Rostislav (Reuven) Dobkin, Michael Peleg, Ran Ginosar (2002)

> Home

Details and statistics

DOI: 10.1109/PIMRC.2002.1046727

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/pimrc/DobkinPG02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pimrc/DobkinPG02
Rostislav (Reuven) Dobkin, Michael Peleg, Ran Ginosar:
Parallel VLSI architecture for MAP turbo decoder. PIMRC 2002: 384-388

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.