"Performance Improvement of FPGA Using Novel Multilevel Hierarchical ..."

Hayder Mrabet et al. (2006)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2006-11-13

- no documents available
- export record
  dblp key:
  - conf/recosoc/MrabetMSMT06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/recosoc/MrabetMSMT06
Hayder Mrabet, Zied Marrakchi, Pierre Souillot, Habib Mehrez, André Tissot:
Performance Improvement of FPGA Using Novel Multilevel Hierarchical Interconnection Structure. ReCoSoC 2006: 117-123

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.