"Hardware-in-the-loop simulation with dynamic partial FPGA reconfiguration ..."

Erwan Moréac et al. (2020)

> Home

Details and statistics

DOI: 10.1109/RSP51120.2020.9244863

access: closed

type: Conference or Workshop Paper

metadata version: 2020-11-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rsp/MoreacABHD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/MoreacABHD20
Erwan Moréac, El Mehdi Abdali, François Berry, Dominique Heller, Jean-Philippe Diguet:
Hardware-in-the-loop simulation with dynamic partial FPGA reconfiguration applied to computer vision in ROS-based UAV. RSP 2020: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.