"An FPGA-based hardware-efficient fault-tolerant astrocyte-neuron network."

Anju P. Johnson et al. (2016)

Details and statistics

DOI: 10.1109/SSCI.2016.7850175

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics